Soft-Core Dataflow Processor Architecture Optimized for Radar Signal Processing

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Dataflow design of a co-processor architecture for image processing

This paper presents the comparison of two design methodologies applied to the design of a co-processor dedicated to image processing. The first methodology is the classical development based on specifying the architecture by directly writing a HDL model using VHDL or Verilog. The second methodology is based on specifying the architecture by using a high level dataflow language followed then by ...

متن کامل

PIM- and Stream Processor-based Processing for Radar Signal Applications

The growing gap in performance between processor and memory speeds has created a problem for data-intensive applications. Recent approaches for solving this problem are processor-inmemory (PIM) technology and stream processor technology. In this paper, we assess the performance of systems based on PIM and stream processors by implementing data-intensive applications. The implementation results ...

متن کامل

A new FPGA and multi-core processor architecture for high-performance signal processing and control systems

Tenova I2S’ technology for high-performance signal processing and control systems gives unparalleled performance by implementing the systems’ real-time algorithms, processes and computations directly within a unified framework of generic programmable hardware (field programmable gate arrays), overseen by a real-time operating system supervisor. The systems’ many components and interconnections ...

متن کامل

Optimized Reconfigurable MAC Processor Architecture

Inefficient resources utilization is met in various embedded communication devices, which are based on standard processor cores and custom hardware modules. This paper addresses the inefficient resources utilization problem in MAC processor designs and presents a solution that is based on reconfigurable processor architecture and on dynamic-static instruction partitioning, depending on medium a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

سال: 2015

ISSN: 0278-0070,1937-4151

DOI: 10.1109/tcad.2014.2363388